STM CMSIS

Macros

#define TIM_BREAK_ENABLE   (TIM_BDTR_BKE)
 
#define TIM_BREAK_DISABLE   ((uint32_t)0x00000000U)
 

Detailed Description