|
STM CMSIS
|
DMA channel selection. More...
Macros | |
| #define | DMA_CHANNEL_0 ((uint32_t)0x00000000U) |
| #define | DMA_CHANNEL_1 ((uint32_t)0x02000000U) |
| #define | DMA_CHANNEL_2 ((uint32_t)0x04000000U) |
| #define | DMA_CHANNEL_3 ((uint32_t)0x06000000U) |
| #define | DMA_CHANNEL_4 ((uint32_t)0x08000000U) |
| #define | DMA_CHANNEL_5 ((uint32_t)0x0A000000U) |
| #define | DMA_CHANNEL_6 ((uint32_t)0x0C000000U) |
| #define | DMA_CHANNEL_7 ((uint32_t)0x0E000000U) |
DMA channel selection.
| #define DMA_CHANNEL_0 ((uint32_t)0x00000000U) |
DMA Channel 0
| #define DMA_CHANNEL_1 ((uint32_t)0x02000000U) |
DMA Channel 1
| #define DMA_CHANNEL_2 ((uint32_t)0x04000000U) |
DMA Channel 2
| #define DMA_CHANNEL_3 ((uint32_t)0x06000000U) |
DMA Channel 3
| #define DMA_CHANNEL_4 ((uint32_t)0x08000000U) |
DMA Channel 4
| #define DMA_CHANNEL_5 ((uint32_t)0x0A000000U) |
DMA Channel 5
| #define DMA_CHANNEL_6 ((uint32_t)0x0C000000U) |
DMA Channel 6
| #define DMA_CHANNEL_7 ((uint32_t)0x0E000000U) |
DMA Channel 7