STM CMSIS
Classes | Macros | Enumerations | Functions
stm32f4xx_hal_tim.h File Reference

Header file of TIM HAL module. More...

#include "stm32f4xx_hal_def.h"
#include "stm32f4xx_hal_tim_ex.h"

Go to the source code of this file.

Classes

struct  TIM_Base_InitTypeDef
 TIM Time base Configuration Structure definition. More...
 
struct  TIM_OC_InitTypeDef
 TIM Output Compare Configuration Structure definition. More...
 
struct  TIM_OnePulse_InitTypeDef
 TIM One Pulse Mode Configuration Structure definition. More...
 
struct  TIM_IC_InitTypeDef
 TIM Input Capture Configuration Structure definition. More...
 
struct  TIM_Encoder_InitTypeDef
 TIM Encoder Configuration Structure definition. More...
 
struct  TIM_ClockConfigTypeDef
 Clock Configuration Handle Structure definition. More...
 
struct  TIM_ClearInputConfigTypeDef
 Clear Input Configuration Handle Structure definition. More...
 
struct  TIM_SlaveConfigTypeDef
 TIM Slave configuration Structure definition. More...
 
struct  TIM_HandleTypeDef
 TIM Time Base Handle Structure definition. More...
 

Macros

#define TIM_INPUTCHANNELPOLARITY_RISING   ((uint32_t)0x00000000U)
 
#define TIM_INPUTCHANNELPOLARITY_FALLING   (TIM_CCER_CC1P)
 
#define TIM_INPUTCHANNELPOLARITY_BOTHEDGE   (TIM_CCER_CC1P | TIM_CCER_CC1NP)
 
#define TIM_ETRPOLARITY_INVERTED   (TIM_SMCR_ETP)
 
#define TIM_ETRPOLARITY_NONINVERTED   ((uint32_t)0x00000000U)
 
#define TIM_ETRPRESCALER_DIV1   ((uint32_t)0x00000000U)
 
#define TIM_ETRPRESCALER_DIV2   (TIM_SMCR_ETPS_0)
 
#define TIM_ETRPRESCALER_DIV4   (TIM_SMCR_ETPS_1)
 
#define TIM_ETRPRESCALER_DIV8   (TIM_SMCR_ETPS)
 
#define TIM_COUNTERMODE_UP   ((uint32_t)0x00000000U)
 
#define TIM_COUNTERMODE_DOWN   TIM_CR1_DIR
 
#define TIM_COUNTERMODE_CENTERALIGNED1   TIM_CR1_CMS_0
 
#define TIM_COUNTERMODE_CENTERALIGNED2   TIM_CR1_CMS_1
 
#define TIM_COUNTERMODE_CENTERALIGNED3   TIM_CR1_CMS
 
#define TIM_CLOCKDIVISION_DIV1   ((uint32_t)0x00000000U)
 
#define TIM_CLOCKDIVISION_DIV2   (TIM_CR1_CKD_0)
 
#define TIM_CLOCKDIVISION_DIV4   (TIM_CR1_CKD_1)
 
#define TIM_OCMODE_TIMING   ((uint32_t)0x00000000U)
 
#define TIM_OCMODE_ACTIVE   (TIM_CCMR1_OC1M_0)
 
#define TIM_OCMODE_INACTIVE   (TIM_CCMR1_OC1M_1)
 
#define TIM_OCMODE_TOGGLE   (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_1)
 
#define TIM_OCMODE_PWM1   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2)
 
#define TIM_OCMODE_PWM2   (TIM_CCMR1_OC1M)
 
#define TIM_OCMODE_FORCED_ACTIVE   (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2)
 
#define TIM_OCMODE_FORCED_INACTIVE   (TIM_CCMR1_OC1M_2)
 
#define TIM_OCFAST_DISABLE   ((uint32_t)0x00000000U)
 
#define TIM_OCFAST_ENABLE   (TIM_CCMR1_OC1FE)
 
#define TIM_OCPOLARITY_HIGH   ((uint32_t)0x00000000U)
 
#define TIM_OCPOLARITY_LOW   (TIM_CCER_CC1P)
 
#define TIM_OCNPOLARITY_HIGH   ((uint32_t)0x00000000U)
 
#define TIM_OCNPOLARITY_LOW   (TIM_CCER_CC1NP)
 
#define TIM_OCIDLESTATE_SET   (TIM_CR2_OIS1)
 
#define TIM_OCIDLESTATE_RESET   ((uint32_t)0x00000000U)
 
#define TIM_OCNIDLESTATE_SET   (TIM_CR2_OIS1N)
 
#define TIM_OCNIDLESTATE_RESET   ((uint32_t)0x00000000U)
 
#define TIM_CHANNEL_1   ((uint32_t)0x00000000U)
 
#define TIM_CHANNEL_2   ((uint32_t)0x00000004U)
 
#define TIM_CHANNEL_3   ((uint32_t)0x00000008U)
 
#define TIM_CHANNEL_4   ((uint32_t)0x0000000CU)
 
#define TIM_CHANNEL_ALL   ((uint32_t)0x00000018U)
 
#define TIM_ICPOLARITY_RISING   TIM_INPUTCHANNELPOLARITY_RISING
 
#define TIM_ICPOLARITY_FALLING   TIM_INPUTCHANNELPOLARITY_FALLING
 
#define TIM_ICPOLARITY_BOTHEDGE   TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 
#define TIM_ICSELECTION_DIRECTTI   (TIM_CCMR1_CC1S_0)
 
#define TIM_ICSELECTION_INDIRECTTI   (TIM_CCMR1_CC1S_1)
 
#define TIM_ICSELECTION_TRC   (TIM_CCMR1_CC1S)
 
#define TIM_ICPSC_DIV1   ((uint32_t)0x00000000U)
 
#define TIM_ICPSC_DIV2   (TIM_CCMR1_IC1PSC_0)
 
#define TIM_ICPSC_DIV4   (TIM_CCMR1_IC1PSC_1)
 
#define TIM_ICPSC_DIV8   (TIM_CCMR1_IC1PSC)
 
#define TIM_OPMODE_SINGLE   (TIM_CR1_OPM)
 
#define TIM_OPMODE_REPETITIVE   ((uint32_t)0x00000000U)
 
#define TIM_ENCODERMODE_TI1   (TIM_SMCR_SMS_0)
 
#define TIM_ENCODERMODE_TI2   (TIM_SMCR_SMS_1)
 
#define TIM_ENCODERMODE_TI12   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)
 
#define TIM_IT_UPDATE   (TIM_DIER_UIE)
 
#define TIM_IT_CC1   (TIM_DIER_CC1IE)
 
#define TIM_IT_CC2   (TIM_DIER_CC2IE)
 
#define TIM_IT_CC3   (TIM_DIER_CC3IE)
 
#define TIM_IT_CC4   (TIM_DIER_CC4IE)
 
#define TIM_IT_COM   (TIM_DIER_COMIE)
 
#define TIM_IT_TRIGGER   (TIM_DIER_TIE)
 
#define TIM_IT_BREAK   (TIM_DIER_BIE)
 
#define TIM_COMMUTATION_TRGI   (TIM_CR2_CCUS)
 
#define TIM_COMMUTATION_SOFTWARE   ((uint32_t)0x00000000U)
 
#define TIM_DMA_UPDATE   (TIM_DIER_UDE)
 
#define TIM_DMA_CC1   (TIM_DIER_CC1DE)
 
#define TIM_DMA_CC2   (TIM_DIER_CC2DE)
 
#define TIM_DMA_CC3   (TIM_DIER_CC3DE)
 
#define TIM_DMA_CC4   (TIM_DIER_CC4DE)
 
#define TIM_DMA_COM   (TIM_DIER_COMDE)
 
#define TIM_DMA_TRIGGER   (TIM_DIER_TDE)
 
#define TIM_EVENTSOURCE_UPDATE   TIM_EGR_UG
 
#define TIM_EVENTSOURCE_CC1   TIM_EGR_CC1G
 
#define TIM_EVENTSOURCE_CC2   TIM_EGR_CC2G
 
#define TIM_EVENTSOURCE_CC3   TIM_EGR_CC3G
 
#define TIM_EVENTSOURCE_CC4   TIM_EGR_CC4G
 
#define TIM_EVENTSOURCE_COM   TIM_EGR_COMG
 
#define TIM_EVENTSOURCE_TRIGGER   TIM_EGR_TG
 
#define TIM_EVENTSOURCE_BREAK   TIM_EGR_BG
 
#define TIM_FLAG_UPDATE   (TIM_SR_UIF)
 
#define TIM_FLAG_CC1   (TIM_SR_CC1IF)
 
#define TIM_FLAG_CC2   (TIM_SR_CC2IF)
 
#define TIM_FLAG_CC3   (TIM_SR_CC3IF)
 
#define TIM_FLAG_CC4   (TIM_SR_CC4IF)
 
#define TIM_FLAG_COM   (TIM_SR_COMIF)
 
#define TIM_FLAG_TRIGGER   (TIM_SR_TIF)
 
#define TIM_FLAG_BREAK   (TIM_SR_BIF)
 
#define TIM_FLAG_CC1OF   (TIM_SR_CC1OF)
 
#define TIM_FLAG_CC2OF   (TIM_SR_CC2OF)
 
#define TIM_FLAG_CC3OF   (TIM_SR_CC3OF)
 
#define TIM_FLAG_CC4OF   (TIM_SR_CC4OF)
 
#define TIM_CLOCKSOURCE_ETRMODE2   (TIM_SMCR_ETPS_1)
 
#define TIM_CLOCKSOURCE_INTERNAL   (TIM_SMCR_ETPS_0)
 
#define TIM_CLOCKSOURCE_ITR0   ((uint32_t)0x00000000U)
 
#define TIM_CLOCKSOURCE_ITR1   (TIM_SMCR_TS_0)
 
#define TIM_CLOCKSOURCE_ITR2   (TIM_SMCR_TS_1)
 
#define TIM_CLOCKSOURCE_ITR3   (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)
 
#define TIM_CLOCKSOURCE_TI1ED   (TIM_SMCR_TS_2)
 
#define TIM_CLOCKSOURCE_TI1   (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)
 
#define TIM_CLOCKSOURCE_TI2   (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)
 
#define TIM_CLOCKSOURCE_ETRMODE1   (TIM_SMCR_TS)
 
#define TIM_CLOCKPOLARITY_INVERTED   TIM_ETRPOLARITY_INVERTED
 
#define TIM_CLOCKPOLARITY_NONINVERTED   TIM_ETRPOLARITY_NONINVERTED
 
#define TIM_CLOCKPOLARITY_RISING   TIM_INPUTCHANNELPOLARITY_RISING
 
#define TIM_CLOCKPOLARITY_FALLING   TIM_INPUTCHANNELPOLARITY_FALLING
 
#define TIM_CLOCKPOLARITY_BOTHEDGE   TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 
#define TIM_CLOCKPRESCALER_DIV1   TIM_ETRPRESCALER_DIV1
 
#define TIM_CLOCKPRESCALER_DIV2   TIM_ETRPRESCALER_DIV2
 
#define TIM_CLOCKPRESCALER_DIV4   TIM_ETRPRESCALER_DIV4
 
#define TIM_CLOCKPRESCALER_DIV8   TIM_ETRPRESCALER_DIV8
 
#define TIM_CLEARINPUTSOURCE_ETR   ((uint32_t)0x00000001U)
 
#define TIM_CLEARINPUTSOURCE_NONE   ((uint32_t)0x00000000U)
 
#define TIM_CLEARINPUTPOLARITY_INVERTED   TIM_ETRPOLARITY_INVERTED
 
#define TIM_CLEARINPUTPOLARITY_NONINVERTED   TIM_ETRPOLARITY_NONINVERTED
 
#define TIM_CLEARINPUTPRESCALER_DIV1   TIM_ETRPRESCALER_DIV1
 
#define TIM_CLEARINPUTPRESCALER_DIV2   TIM_ETRPRESCALER_DIV2
 
#define TIM_CLEARINPUTPRESCALER_DIV4   TIM_ETRPRESCALER_DIV4
 
#define TIM_CLEARINPUTPRESCALER_DIV8   TIM_ETRPRESCALER_DIV8
 
#define TIM_OSSR_ENABLE   (TIM_BDTR_OSSR)
 
#define TIM_OSSR_DISABLE   ((uint32_t)0x00000000U)
 
#define TIM_OSSI_ENABLE   (TIM_BDTR_OSSI)
 
#define TIM_OSSI_DISABLE   ((uint32_t)0x00000000U)
 
#define TIM_LOCKLEVEL_OFF   ((uint32_t)0x00000000U)
 
#define TIM_LOCKLEVEL_1   (TIM_BDTR_LOCK_0)
 
#define TIM_LOCKLEVEL_2   (TIM_BDTR_LOCK_1)
 
#define TIM_LOCKLEVEL_3   (TIM_BDTR_LOCK)
 
#define TIM_BREAK_ENABLE   (TIM_BDTR_BKE)
 
#define TIM_BREAK_DISABLE   ((uint32_t)0x00000000U)
 
#define TIM_BREAKPOLARITY_LOW   ((uint32_t)0x00000000U)
 
#define TIM_BREAKPOLARITY_HIGH   (TIM_BDTR_BKP)
 
#define TIM_AUTOMATICOUTPUT_ENABLE   (TIM_BDTR_AOE)
 
#define TIM_AUTOMATICOUTPUT_DISABLE   ((uint32_t)0x00000000U)
 
#define TIM_TRGO_RESET   ((uint32_t)0x00000000U)
 
#define TIM_TRGO_ENABLE   (TIM_CR2_MMS_0)
 
#define TIM_TRGO_UPDATE   (TIM_CR2_MMS_1)
 
#define TIM_TRGO_OC1   ((TIM_CR2_MMS_1 | TIM_CR2_MMS_0))
 
#define TIM_TRGO_OC1REF   (TIM_CR2_MMS_2)
 
#define TIM_TRGO_OC2REF   ((TIM_CR2_MMS_2 | TIM_CR2_MMS_0))
 
#define TIM_TRGO_OC3REF   ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1))
 
#define TIM_TRGO_OC4REF   ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0))
 
#define TIM_SLAVEMODE_DISABLE   ((uint32_t)0x00000000U)
 
#define TIM_SLAVEMODE_RESET   ((uint32_t)0x00000004U)
 
#define TIM_SLAVEMODE_GATED   ((uint32_t)0x00000005U)
 
#define TIM_SLAVEMODE_TRIGGER   ((uint32_t)0x00000006U)
 
#define TIM_SLAVEMODE_EXTERNAL1   ((uint32_t)0x00000007U)
 
#define TIM_MASTERSLAVEMODE_ENABLE   ((uint32_t)0x00000080U)
 
#define TIM_MASTERSLAVEMODE_DISABLE   ((uint32_t)0x00000000U)
 
#define TIM_TS_ITR0   ((uint32_t)0x00000000U)
 
#define TIM_TS_ITR1   ((uint32_t)0x00000010U)
 
#define TIM_TS_ITR2   ((uint32_t)0x00000020U)
 
#define TIM_TS_ITR3   ((uint32_t)0x00000030U)
 
#define TIM_TS_TI1F_ED   ((uint32_t)0x00000040U)
 
#define TIM_TS_TI1FP1   ((uint32_t)0x00000050U)
 
#define TIM_TS_TI2FP2   ((uint32_t)0x00000060U)
 
#define TIM_TS_ETRF   ((uint32_t)0x00000070U)
 
#define TIM_TS_NONE   ((uint32_t)0x0000FFFFU)
 
#define TIM_TRIGGERPOLARITY_INVERTED   TIM_ETRPOLARITY_INVERTED
 
#define TIM_TRIGGERPOLARITY_NONINVERTED   TIM_ETRPOLARITY_NONINVERTED
 
#define TIM_TRIGGERPOLARITY_RISING   TIM_INPUTCHANNELPOLARITY_RISING
 
#define TIM_TRIGGERPOLARITY_FALLING   TIM_INPUTCHANNELPOLARITY_FALLING
 
#define TIM_TRIGGERPOLARITY_BOTHEDGE   TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 
#define TIM_TRIGGERPRESCALER_DIV1   TIM_ETRPRESCALER_DIV1
 
#define TIM_TRIGGERPRESCALER_DIV2   TIM_ETRPRESCALER_DIV2
 
#define TIM_TRIGGERPRESCALER_DIV4   TIM_ETRPRESCALER_DIV4
 
#define TIM_TRIGGERPRESCALER_DIV8   TIM_ETRPRESCALER_DIV8
 
#define TIM_TI1SELECTION_CH1   ((uint32_t)0x00000000U)
 
#define TIM_TI1SELECTION_XORCOMBINATION   (TIM_CR2_TI1S)
 
#define TIM_DMABASE_CR1   (0x00000000U)
 
#define TIM_DMABASE_CR2   (0x00000001U)
 
#define TIM_DMABASE_SMCR   (0x00000002U)
 
#define TIM_DMABASE_DIER   (0x00000003U)
 
#define TIM_DMABASE_SR   (0x00000004U)
 
#define TIM_DMABASE_EGR   (0x00000005U)
 
#define TIM_DMABASE_CCMR1   (0x00000006U)
 
#define TIM_DMABASE_CCMR2   (0x00000007U)
 
#define TIM_DMABASE_CCER   (0x00000008U)
 
#define TIM_DMABASE_CNT   (0x00000009U)
 
#define TIM_DMABASE_PSC   (0x0000000AU)
 
#define TIM_DMABASE_ARR   (0x0000000BU)
 
#define TIM_DMABASE_RCR   (0x0000000CU)
 
#define TIM_DMABASE_CCR1   (0x0000000DU)
 
#define TIM_DMABASE_CCR2   (0x0000000EU)
 
#define TIM_DMABASE_CCR3   (0x0000000FU)
 
#define TIM_DMABASE_CCR4   (0x00000010U)
 
#define TIM_DMABASE_BDTR   (0x00000011U)
 
#define TIM_DMABASE_DCR   (0x00000012U)
 
#define TIM_DMABASE_OR   (0x00000013U)
 
#define TIM_DMABURSTLENGTH_1TRANSFER   (0x00000000U)
 
#define TIM_DMABURSTLENGTH_2TRANSFERS   (0x00000100U)
 
#define TIM_DMABURSTLENGTH_3TRANSFERS   (0x00000200U)
 
#define TIM_DMABURSTLENGTH_4TRANSFERS   (0x00000300U)
 
#define TIM_DMABURSTLENGTH_5TRANSFERS   (0x00000400U)
 
#define TIM_DMABURSTLENGTH_6TRANSFERS   (0x00000500U)
 
#define TIM_DMABURSTLENGTH_7TRANSFERS   (0x00000600U)
 
#define TIM_DMABURSTLENGTH_8TRANSFERS   (0x00000700U)
 
#define TIM_DMABURSTLENGTH_9TRANSFERS   (0x00000800U)
 
#define TIM_DMABURSTLENGTH_10TRANSFERS   (0x00000900U)
 
#define TIM_DMABURSTLENGTH_11TRANSFERS   (0x00000A00U)
 
#define TIM_DMABURSTLENGTH_12TRANSFERS   (0x00000B00U)
 
#define TIM_DMABURSTLENGTH_13TRANSFERS   (0x00000C00U)
 
#define TIM_DMABURSTLENGTH_14TRANSFERS   (0x00000D00U)
 
#define TIM_DMABURSTLENGTH_15TRANSFERS   (0x00000E00U)
 
#define TIM_DMABURSTLENGTH_16TRANSFERS   (0x00000F00U)
 
#define TIM_DMABURSTLENGTH_17TRANSFERS   (0x00001000U)
 
#define TIM_DMABURSTLENGTH_18TRANSFERS   (0x00001100U)
 
#define TIM_DMA_ID_UPDATE   ((uint16_t) 0x0000U)
 
#define TIM_DMA_ID_CC1   ((uint16_t) 0x0001U)
 
#define TIM_DMA_ID_CC2   ((uint16_t) 0x0002U)
 
#define TIM_DMA_ID_CC3   ((uint16_t) 0x0003U)
 
#define TIM_DMA_ID_CC4   ((uint16_t) 0x0004U)
 
#define TIM_DMA_ID_COMMUTATION   ((uint16_t) 0x0005U)
 
#define TIM_DMA_ID_TRIGGER   ((uint16_t) 0x0006U)
 
#define TIM_CCx_ENABLE   ((uint32_t)0x00000001U)
 
#define TIM_CCx_DISABLE   ((uint32_t)0x00000000U)
 
#define TIM_CCxN_ENABLE   ((uint32_t)0x00000004U)
 
#define TIM_CCxN_DISABLE   ((uint32_t)0x00000000U)
 
#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__)   ((__HANDLE__)->State = HAL_TIM_STATE_RESET)
 Reset TIM handle state. More...
 
#define __HAL_TIM_ENABLE(__HANDLE__)   ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))
 Enable the TIM peripheral. More...
 
#define __HAL_TIM_MOE_ENABLE(__HANDLE__)   ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
 Enable the TIM main Output. More...
 
#define __HAL_TIM_DISABLE(__HANDLE__)
 Disable the TIM peripheral. More...
 
#define __HAL_TIM_MOE_DISABLE(__HANDLE__)
 Disable the TIM main Output. More...
 
#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))
 
#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)   ((__HANDLE__)->Instance->DIER |= (__DMA__))
 
#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
 
#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)   ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
 
#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)   (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
 
#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__)   ((__HANDLE__)->Instance->SR = ~(__FLAG__))
 
#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)   ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
 
#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))
 
#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__)   (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))
 
#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__)   ((__HANDLE__)->Instance->PSC = (__PRESC__))
 
#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__)
 
#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__)
 
#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)
 
#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__)
 
#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__)   (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)) = (__COMPARE__))
 Sets the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function. More...
 
#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__)   (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)))
 Gets the TIM Capture Compare Register value on runtime. More...
 
#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__)   ((__HANDLE__)->Instance->CNT = (__COUNTER__))
 Sets the TIM Counter Register value on runtime. More...
 
#define __HAL_TIM_GET_COUNTER(__HANDLE__)   ((__HANDLE__)->Instance->CNT)
 Gets the TIM Counter Register value on runtime. More...
 
#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__)
 Sets the TIM Autoreload Register value on runtime without calling another time any Init function. More...
 
#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__)   ((__HANDLE__)->Instance->ARR)
 Gets the TIM Autoreload Register value on runtime. More...
 
#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__)
 Sets the TIM Clock Division value on runtime without calling another time any Init function. More...
 
#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__)   ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
 Gets the TIM Clock Division value on runtime. More...
 
#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__)
 Sets the TIM Input Capture prescaler on runtime without calling another time HAL_TIM_IC_ConfigChannel() function. More...
 
#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)
 Gets the TIM Input Capture prescaler on runtime. More...
 
#define __HAL_TIM_URS_ENABLE(__HANDLE__)   ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS))
 Set the Update Request Source (URS) bit of the TIMx_CR1 register. More...
 
#define __HAL_TIM_URS_DISABLE(__HANDLE__)   ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS))
 Reset the Update Request Source (URS) bit of the TIMx_CR1 register. More...
 
#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)
 Sets the TIM Capture x input polarity on runtime. More...
 
#define IS_TIM_COUNTER_MODE(MODE)
 
#define IS_TIM_CLOCKDIVISION_DIV(DIV)
 
#define IS_TIM_PWM_MODE(MODE)
 
#define IS_TIM_OC_MODE(MODE)
 
#define IS_TIM_FAST_STATE(STATE)
 
#define IS_TIM_OC_POLARITY(POLARITY)
 
#define IS_TIM_OCN_POLARITY(POLARITY)
 
#define IS_TIM_OCIDLE_STATE(STATE)
 
#define IS_TIM_OCNIDLE_STATE(STATE)
 
#define IS_TIM_CHANNELS(CHANNEL)
 
#define IS_TIM_OPM_CHANNELS(CHANNEL)
 
#define IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL)
 
#define IS_TIM_IC_POLARITY(POLARITY)
 
#define IS_TIM_IC_SELECTION(SELECTION)
 
#define IS_TIM_IC_PRESCALER(PRESCALER)
 
#define IS_TIM_OPM_MODE(MODE)
 
#define IS_TIM_DMA_SOURCE(SOURCE)   ((((SOURCE) & 0xFFFF80FFU) == 0x00000000U) && ((SOURCE) != 0x00000000U))
 
#define IS_TIM_ENCODER_MODE(MODE)
 
#define IS_TIM_EVENT_SOURCE(SOURCE)   ((((SOURCE) & 0xFFFFFF00U) == 0x00000000U) && ((SOURCE) != 0x00000000U))
 
#define IS_TIM_CLOCKSOURCE(CLOCK)
 
#define IS_TIM_CLOCKPOLARITY(POLARITY)
 
#define IS_TIM_CLOCKPRESCALER(PRESCALER)
 
#define IS_TIM_CLOCKFILTER(ICFILTER)   ((ICFILTER) <= 0x0FU)
 
#define IS_TIM_CLEARINPUT_SOURCE(SOURCE)
 
#define IS_TIM_CLEARINPUT_POLARITY(POLARITY)
 
#define IS_TIM_CLEARINPUT_PRESCALER(PRESCALER)
 
#define IS_TIM_CLEARINPUT_FILTER(ICFILTER)   ((ICFILTER) <= 0x0FU)
 
#define IS_TIM_OSSR_STATE(STATE)
 
#define IS_TIM_OSSI_STATE(STATE)
 
#define IS_TIM_LOCK_LEVEL(LEVEL)
 
#define IS_TIM_BREAK_STATE(STATE)
 
#define IS_TIM_BREAK_POLARITY(POLARITY)
 
#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE)
 
#define IS_TIM_TRGO_SOURCE(SOURCE)
 
#define IS_TIM_SLAVE_MODE(MODE)
 
#define IS_TIM_MSM_STATE(STATE)
 
#define IS_TIM_TRIGGER_SELECTION(SELECTION)
 
#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION)
 
#define IS_TIM_TRIGGERPOLARITY(POLARITY)
 
#define IS_TIM_TRIGGERPRESCALER(PRESCALER)
 
#define IS_TIM_TRIGGERFILTER(ICFILTER)   ((ICFILTER) <= 0x0FU)
 
#define IS_TIM_TI1SELECTION(TI1SELECTION)
 
#define IS_TIM_DMA_BASE(BASE)
 
#define IS_TIM_DMA_LENGTH(LENGTH)
 
#define IS_TIM_IC_FILTER(ICFILTER)   ((ICFILTER) <= 0x0F)
 
#define TIM_CCER_CCxE_MASK   ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))
 
#define TIM_CCER_CCxNE_MASK   ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))
 

Enumerations

enum  HAL_TIM_StateTypeDef {
  HAL_TIM_STATE_RESET = 0x00U, HAL_TIM_STATE_READY = 0x01U, HAL_TIM_STATE_BUSY = 0x02U, HAL_TIM_STATE_TIMEOUT = 0x03U,
  HAL_TIM_STATE_ERROR = 0x04U
}
 HAL State structures definition. More...
 
enum  HAL_TIM_ActiveChannel {
  HAL_TIM_ACTIVE_CHANNEL_1 = 0x01U, HAL_TIM_ACTIVE_CHANNEL_2 = 0x02U, HAL_TIM_ACTIVE_CHANNEL_3 = 0x04U, HAL_TIM_ACTIVE_CHANNEL_4 = 0x08U,
  HAL_TIM_ACTIVE_CHANNEL_CLEARED = 0x00U
}
 HAL Active channel structures definition. More...
 

Functions

HAL_StatusTypeDef HAL_TIM_Base_Init (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_Base_DeInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_Base_MspInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_Base_MspDeInit (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_Base_Start (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_Base_Stop (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_Base_Start_IT (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA (TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
 
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_OC_Init (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_OC_DeInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_OC_MspInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_OC_MspDeInit (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_OC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_OC_Stop (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_OC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA (TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
 
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_PWM_Init (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_PWM_DeInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_PWM_MspInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_PWM_MspDeInit (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_PWM_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_PWM_Stop (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA (TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
 
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_IC_Init (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_IC_DeInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_IC_MspInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_IC_MspDeInit (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_IC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_IC_Stop (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA (TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
 
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_OnePulse_Init (TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
 
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_OnePulse_MspInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_OnePulse_MspDeInit (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_OnePulse_Start (TIM_HandleTypeDef *htim, uint32_t OutputChannel)
 
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop (TIM_HandleTypeDef *htim, uint32_t OutputChannel)
 
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT (TIM_HandleTypeDef *htim, uint32_t OutputChannel)
 
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT (TIM_HandleTypeDef *htim, uint32_t OutputChannel)
 
HAL_StatusTypeDef HAL_TIM_Encoder_Init (TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig)
 
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_Encoder_MspInit (TIM_HandleTypeDef *htim)
 
void HAL_TIM_Encoder_MspDeInit (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_Encoder_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_Encoder_Stop (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA (TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length)
 
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA (TIM_HandleTypeDef *htim, uint32_t Channel)
 
void HAL_TIM_IRQHandler (TIM_HandleTypeDef *htim)
 
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel (TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel (TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel (TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel (TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig, uint32_t OutputChannel, uint32_t InputChannel)
 
HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear (TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef *sClearInputConfig, uint32_t Channel)
 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource (TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
 
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input (TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
 
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization (TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
 
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT (TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
 
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart (TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength)
 
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop (TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
 
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart (TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength)
 
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop (TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
 
HAL_StatusTypeDef HAL_TIM_GenerateEvent (TIM_HandleTypeDef *htim, uint32_t EventSource)
 
uint32_t HAL_TIM_ReadCapturedValue (TIM_HandleTypeDef *htim, uint32_t Channel)
 
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
 Period elapsed callback in non blocking mode. More...
 
void HAL_TIM_OC_DelayElapsedCallback (TIM_HandleTypeDef *htim)
 
void HAL_TIM_IC_CaptureCallback (TIM_HandleTypeDef *htim)
 
void HAL_TIM_PWM_PulseFinishedCallback (TIM_HandleTypeDef *htim)
 
void HAL_TIM_TriggerCallback (TIM_HandleTypeDef *htim)
 
void HAL_TIM_ErrorCallback (TIM_HandleTypeDef *htim)
 
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState (TIM_HandleTypeDef *htim)
 
HAL_TIM_StateTypeDef HAL_TIM_OC_GetState (TIM_HandleTypeDef *htim)
 
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState (TIM_HandleTypeDef *htim)
 
HAL_TIM_StateTypeDef HAL_TIM_IC_GetState (TIM_HandleTypeDef *htim)
 
HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState (TIM_HandleTypeDef *htim)
 
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState (TIM_HandleTypeDef *htim)
 
void TIM_Base_SetConfig (TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
 
void TIM_TI1_SetConfig (TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter)
 
void TIM_OC2_SetConfig (TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
 
void TIM_DMADelayPulseCplt (DMA_HandleTypeDef *hdma)
 
void TIM_DMAError (DMA_HandleTypeDef *hdma)
 
void TIM_DMACaptureCplt (DMA_HandleTypeDef *hdma)
 
void TIM_CCxChannelCmd (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
 

Detailed Description

Header file of TIM HAL module.

Author
MCD Application Team
Version
V1.5.0
Date
06-May-2016
Attention

© COPYRIGHT(c) 2016 STMicroelectronics

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

  1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
  2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
  3. Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.